beautypg.com

Digilent 6005-210-000 User Manual

Page 2

background image

Table of Contents

1 S

UMMARY

OF

F

EATURES

.......................................................................................................................................... 3

Figure 1-1: Opus Card............................................................................................................................................................................ 3

2 O

VERVIEW

............................................................................................................................................................. 4

Figure 2-1: Opus Card System Block Diagram.............................................................................................................................. 4

3 P

OWER

S

UPPLY

...................................................................................................................................................... 5

4 FPGA

AND

P

LATFORM

F

LASH

C

ONFIGURATION

......................................................................................................... 5

5 C

LOCKS

.................................................................................................................................................................. 5

6 M

EMORY

............................................................................................................................................................... 6

7 I

NPUT

/O

UTPUT

P

ORTS

........................................................................................................................................... 6

Table 7-1: 2x20 GPIO Pin-out to FPGA Pins................................................................................................................................... 6

8 P

ERIPHERAL

C

ONNECTORS

....................................................................................................................................... 7

Table 8-1: Pmod Header Pin-out to FPGA Pins............................................................................................................................. 7

Reference Manual

©

2010 Computer Measurement Laboratory

2 of 7