beautypg.com

Kontron COMe-bCD2 User Manual

Page 32

background image

4 Connector Pinouts

Kontron User's Guide ETXexpress® CD

32

For additional information, refer to the COM Express® Design Guide, I2C application notes and JIDA
specifications which are available at the Kontron Web site.

SM Bus
System Management (SM) bus signals are connected to the SM bus controller, which is located in the
Intel 82801GB (ICH7) device. For more information about the SM bus, please see the System
Management (SM) Bus section in the Appendix A: System Resources chapter.

LPC Bus
The Low Pin Count Interface signals are connected to the LPC Bus bridge, which is located in the Intel
82801GB (ICH7). The LPC low speed interface can be used for peripheral circuits such as an external
Super I/O Controller, which typically combine legacy-device support into a single IC. The
implementation of this subsystem complies with the COM Express® Specification. Implementation
information is provided in the COM Express® Design Guide. Refer to the documentation for additional
information.

4.3.13 PCIexpress Graphics

The PCI express Graphics interface allows the connection of high performace graphics chips on an high
bandwidth interface.

The implementation of this subsystem complies with the COM Express® / COMexpress Specification.
Implementation information is provided in the COM Express® Design Guide. Refer to the documentation
for additional information.

4.3.14 PCI Bus

The implementation of this subsystem complies with the COM Express® / COMexpress Specification.
Implementation information is provided in the COM Express® Design Guide. Refer to the documentation
for additional information.

4.3.15 IDE Port

The IDE host adapter is capable of DMA-33/66/100 operation. The implementation of this subsystem
complies with the COM Express® Specification. Implementation information is provided in the COM
Express® Design Guide. Refer to those documents for additional information.

Configuration
The IDE host adapter is a PCI bus device. It is configured by the BIOS during PCI device configuration.
You can disable it in setup. Resources used by the IDE host adapter are compatible with the PC/AT.

4.3.16 SDVO Output

The COMe-bCD2 Serial Digital Video Output port is integrated in the Intel® 945GM northbridge. It has
the following features:

Share it‟s pins with the PEG interface