At40k/at40klv series fpga, Figure 2. floor plan (representative portion) – Rainbow Electronics AT40K40LV User Manual

Page 5

Text mode
Original mode

AT40K/AT40KLV Series FPGA

0896C–FPGA–04/02

Figure 2. Floor Plan (Representative Portion)

(1)

Note:

1. Repeaters regenerate signals and can connect any bus to any other bus (all path-

ways are legal) on the same plane. Each repeater has connections to two adjacent
local-bus segments and two express-bus segments. This is done automatically using
the integrated development system (IDS) tool.

= Vertical Repeater

= Horizontal Repeater

= Core Cell

RAM