Ix-4 index – LSI 53C810A User Manual
Page 226

IX-4
Index
SCSI bus data lines
SCSI chip ID
SCSI control one register
SCSI control register two
SCSI control three
SCSI control zero
SCSI destination ID
SCSI first byte received
SCSI input data latch
SCSI interrupt enable one
SCSI interrupt enable zero
SCSI interrupt status one
SCSI interrupt status zero
SCSI longitudinal parity
SCSI output control latch
SCSI output data latch
SCSI selector ID
SCSI status one
SCSI status two
SCSI status zero
SCSI test one
SCSI test three
SCSI test two
SCSI test zero
SCSI timer one
SCSI timer zero
SCSI transfer
temporary stack
ORF bit
P
PAR
PAR bit
parity
assert even SCSI parity bit
assert SATN/ on parity error bit
disable halt on parity error bit
enable parity checking bit
master data parity error bit
master parity error enable bit
parity error bit
SCSI parity error bit
parity error
parity error bit
PCI
bus commands and functions supported
PCI bus commands and functions supported
PCI cache mode
cache line size enable bit
cache line size register
enable read line bit
enable read multiple bit
memory read line command
memory read multiple command
memory write and invalidate command
write and invalidate mode bit
PCI commands
PCI configuration registers
to
base address one (memory)
base address zero (I/O)
cache line size
class code
command
device ID
header type
interrupt line
interrupt pin
latency timer
max_lat
min_gnt
revision ID
status
vendor ID
PCI configuration space
PCI I/O space
PCI memory space
PERR/
PFEN bit
PFF bit
phase mismatch bit
physical dword address and data
pointer SCRIPTS bit
PSCPT bit
prefetch enable bit
prefetch flush bit
R
read multiple commands
enable read multiple bit
read/write instructions
read-modify-write cycles
register addresses
operating registers
0x00
0x01
0x02
0x03
0x04
0x05
0x06
0x07
0x08
0x09
0x0A
0x0B
0x0C
0x0D
0x0E
0x0F
0x10–0x13
0x14
0x18
0x19
0x1A
0x1C–0x1F
0x20
0x21
0x22
0x23
0x24–0x26
0x27
0x28–0x2B
0x2C–0x2F
0x30–0x33
0x34–0x37
0x38
0x39
0x3B
0x3C–0x3F
0x40