Intel Socket 478 AIMB-744 User Manual
Page 9

ix
3.4.8
Swap Floppy Drive ...................................................... 35
3.4.9
Boot UP Floppy Seek ................................................... 35
3.4.10 Boot Up NumLock Status............................................. 35
3.4.11 Gate A20 Option........................................................... 35
3.4.12 Typematic Rate Setting................................................. 35
3.4.13 Typematic Rate (Chars/Sec) ......................................... 35
3.4.14 Typematic Delay (msec)............................................... 35
3.4.15 Security Option ............................................................. 36
3.4.16 APIC Mode................................................................... 36
3.4.17 MPS Version Control For OS....................................... 36
3.4.18 OS Select For DRAM > 64MB .................................... 36
3.5
Advanced Chipset Features............................................. 36
3.5.1
DRAM Timing Selectable ............................................ 37
3.5.2
CAS Latency Time ....................................................... 37
3.5.3
Active to Precharge Delay ............................................ 37
3.5.4
DRAM RAS# to CAS# Delay ..................................... 37
3.5.5
DRAM RAS# Precharge............................................... 37
3.5.6
Memory Frequency....................................................... 37
Figure 3.4:Advanced chipset features screen ............... 37
3.5.7
System BIOS Cacheable............................................... 38
3.5.8
Video Bios Cacheable................................................... 38
3.5.9
Memory Hole At 15M-16M ......................................... 38
3.5.10 Delay Prior to Thermal ................................................. 38
3.5.11 AGP Aperture Size (MB) ............................................. 38
3.5.12 Init Display First .......................................................... 38
3.5.13 On-Chip VGA............................................................... 38
3.5.14 On-Chip Frame Buffer Size.......................................... 38
3.6
Integrated Peripherals...................................................... 39
Figure 3.5:Integrated peripherals.................................. 39
Figure 3.6:On-Chip IDE Device................................... 39
3.6.1
IDE HDD Block Mode ................................................. 40
3.6.2
On-Chip IDE Device .................................................... 40
3.6.3
On-Chip Serial ATA..................................................... 40
3.6.4
Serial ATA Port0/Port1 Mode ...................................... 40
Figure 3.7:Onboard Device........................................... 40
3.6.5
USB Controller ............................................................. 41
3.6.6
USB 2.0 Controller ....................................................... 41
3.6.7
USB Keyboard/Mouse Support .................................... 41
3.6.8
AC97 Audio.................................................................. 41
3.6.9
Onboard LAN1 Control ................................................ 41
3.6.10 Onboard LAN2 Control ................................................ 41
3.6.11 Onboard LAN Boot ROM ............................................ 41
Figure 3.8:SuperIO Device ........................................... 41
3.6.12 Onboard FDC Controller .............................................. 42
3.6.13 Onboard Serial Port 1 ................................................... 42