beautypg.com

This register is used to set rx path of addac a, Reconfigurable bits – Sundance SMT911 User Manual

Page 33

background image

SMT911 User Manual SMT911

Page 33 of 38

Last Edited: 01/06/2010 10:09:00

15

0

Rx Analog Bias Power-Down. “0” = active; “1” = Power-Down

14

0

RxRef Power-Down. “0” = active; “1” = Power-Down

13

0

DiffRef Power-Down. “0” = active; “1” = Power-Down

12

0

VREF Power-Down. “0” = active; “1” = Power-Down

7

0

Rx_B Analog Power-Down. “0” = active; “1” = Power-down

6

0

Rx_B DC Bias Power-Down. “0” = active; “1” = Power-down


This register is used to set Rx Path of ADDAC A.

Byte 1-0

D15 D14

D13

D12

D11

D10

D9

D8

D7

D6

D5

D4

D3

D2

D1

D0

Default

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0


Reconfigurable bits:

Bit

Default

Description

13

0

Rx_B 2‟s complement. “0” = straight binary; “1” = 2‟s complement

12

0

Rx_B Clk Duty. “0” = disable; “1” = enable

5

0

Rx_A 2‟s complement. “0” = straight binary; “1” = 2‟s complement

4

0

Rx_A Clk Duty. “0” = disable; “1” = enable


This register is used to set Ultra low power control of Rx path of ADDAC A, in
combination with asserting the ADC_LO_PWR pin to reduce power consumption.

Byte 1-0

D15 D14

D13

D12

D11

D10

D9

D8

D7

D6

D5

D4

D3

D2

D1

D0

Default

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0


Reconfigurable bits:

Bit

Default

Description

14

0

Rx Ultralow PowerControl. “0” = normal; “1” = set to Ultralow

13

0

Rx Ultralow PowerControl. “0” = normal; “1” = set to Ultralow

12

0

Rx Ultralow PowerControl. “0” = normal; “1” = set to Ultralow

3

0

Rx Ultralow PowerControl. “0” = normal; “1” = set to Ultralow

2

0

Rx Ultralow PowerControl. “0” = normal; “1” = set to Ultralow


This register is used to set Ultra low power control of Rx path and DAC A Offset of
ADDAC A.

Byte 1-0

D15 D14

D13

D12

D11

D10

D9

D8

D7

D6

D5

D4

D3

D2

D1

D0

Default

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0


Reconfigurable bits:

Bit

Default

Description

15

0

DAC A Offset [9:2]

14

0

13

0

12

0

11

0