beautypg.com

Sundance SMT407 User Manual

Page 4

background image

Version 1.0.0

Page 4 of 38

SMT407 User Manual

Constraint File Signal Names ............................................................................ 21

RSLs ..................................................................................................................... 22

RSL Connector.................................................................................................. 22

RSL Cable Assembly......................................................................................... 23

RSL Interface .................................................................................................... 23

Local bus............................................................................................................... 23

Clocks ................................................................................................................... 23

Miscellaneous I/O ................................................................................................. 24

Power Supplies ..................................................................................................... 25

DC/DC converter ............................................................................................... 26

Linear Voltage regulator .................................................................................... 26

Power Consumption.............................................................................................. 27

FPDP ........................................................................................................................ 28

Further details ....................................................................................................... 28

Software .................................................................................................................. 28

Further details ....................................................................................................... 28

Verification Procedures ......................................................................................... 29

Review Procedures ................................................................................................ 29

Validation Procedures............................................................................................ 29

FPGA Constraint File General Information........................................................... 29

Ordering Information.............................................................................................. 29

FPGA-only ............................................................................................................ 29

With DSPs............................................................................................................. 29

Custom.................................................................................................................. 30

FPGA................................................................................................................. 30

Memories........................................................................................................... 30

DSPs ................................................................................................................. 30

SHBs ................................................................................................................. 30

RSLs.................................................................................................................. 30

PCB Layout Details ................................................................................................ 31

Components placement ........................................................................................ 31

Headers Pinout ....................................................................................................... 33

SHB Headers ........................................................................................................ 33