beautypg.com

Foxconn X38A User Manual

Page 50

background image

44

Chapter 3 BIOS Description

v

Adjacent Cache Line Prefetch

Enables or disables adjacent cache line prefetch function.

v

Hardware Prefetcher

Enables or disables hareware prefetcher feature.

v

Intel(R) Virtualization Tech

Virtualization solutions allow a platform to run multiple operating systems and
applications as independent virtual machines. Using virtualization capabilities,
one computer system can function as multiple "virtual" systems.

v

Execute-Disable Bit Capability

When disabled, force the XD feature flag to always return 0.

v

PECI

Enable PECI(Platform Environment Control Interface) to provide excellent digi-

tal thermal control.

v

Core Multi-Processing

This item is used to enable or disable Core Multi-Processing function.

8.2 Memory Timing Config
Scroll to this item and press to view the following screen:

Memory Timing Config Menu

v

DRAM Frequency

This item is used to set DRAM frequency.

v

Configure DRAM Timing by SPD

Whether to let the BIOS read the DRAM module SPD data and automatically
set to the values stored in it.

v

DRAM CAS# Latency

This Item controls the CAS latency, which determines the timing delay (in clock
cycles) before SDRAM starts a read command after receiving it.

PDF 文件使用 "pdfFactory" 试用版本创建

Æ

Æ

www.fineprint.com.cn