beautypg.com

Appendix a. schematic diagrams, S3f8s19 development kit user manual – Zilog S3F8S19 User Manual

Page 22

background image

UM026801-0914

19

S3F8S19 Development Kit

User Manual

Appendix A. Schematic Diagrams

Figures 20 and 21 present schematic diagrams of the S3F8S19 Development Board.

Figure 20. S3F8S19 Development Board Schematic Diagram, #1 of 2

Current measurement

PLACE U2 BETWEEN J9 and J10

REMOVE SHUNT FOR

PROGRAMMING AND

DEBUGGING

REMOVE SHUNT

FOR PROGRAMMING

P3_7

P3_5

VPP

P1_0

P1_2

P1_3

RST-

P3_6

VCC_T

XTin

XTout

RST-

COM1

SEG5
SEG6
SEG7
SEG8
SEG9

SEG10
SEG11
SEG12
COM0

SEG1
SEG2
SEG3
SEG4

COM2

P3_4

VDD

Xout

Xin

VPP

SCLK

P0_4
P0_3
P0_2
P0_1

XTin

XTout

RST-

P2_0

COM0

P2_2

COM2

P2_1

COM1

P2_5

SEG3

P2_6

SEG4

P2_4

SEG2

P2_3

SEG1

P3_1

SEG7

P3_2

SEG8

P3_0

SEG6

P2_7

SEG5

P0_0

SDAT

VCC

VCC

P0_5
P0_6

P1_7

P0_7

P1_3

P1_5

P1_6

P1_4

P4_7

RXD0

P1_1

P1_2

P1_0

P4_3

P4_5

P4_6

TXD0

P4_1

SEG11

P3_7

P4_4

P4_0

SEG10

P4_2

SEG12

P3_4
P3_3

SEG9

VCC

VCC

P0_5
P0_6

P1_7

P0_7

P1_3

P1_5

P1_6

P1_4

P4_7

P1_1

P1_2

P1_0

P4_3

P4_5

P4_6

P4_1

P3_7

P4_4

P4_0

P4_2

P3_4

P3_6
P3_5

P3_3

RST-

P2_0

P2_2

P2_1

P2_5
P2_6

P2_4

P2_3

P3_1
P3_2

P3_0

P2_7

P0_4
P0_3

P0_1

P0_2

Xin

VDD

P0_0

GND

XTout

VPP

Xout

Xtin

VDD

P0_0

P3_5

P3_6

VCC_T

VCC_T

VCC_T

VCC_T

VCC_T

VCC_T

VCC_T

VCC_T

VCC_T

S3_TXD0

S3_RXD0

S3_TXD1

S3_RXD1

S3_MISO
S3_MOSI

S3_SCK

S3_SCL

S3_SDA

S3_SS-

J4

1x10

1
2
3
4
5
6
7
8
9

10

R7

470

R22
10K

C1

0.1uF

R42

33.2

SW1

B3U-1000P

1

2

J5

1x10

1
2
3
4
5
6
7
8
9

10

R8

470

R13

100K

1

2

3

4

U2

S3F8S19-QFP

P0.4/ADC4

1

P0.3/INT3/ADC3

2

P0.2/INT2/ADC2

3

P0.1/INT1/ADC1/(SDAT)

4

P0.0/INT0/BUZ/ADC0/(SCLK)

5

VDD

6

VSS

7

Xout

8

Xin

9

TEST(VPP)

10

XTin

11

XTout

12

RESET

13

P2.0/COM0

14

P2.1/COM1

15

P2.2/COM2/SEG0

16

P2.3/COM3/SEG1

17

P2.4/COM4/SEG2

18

P2.5/COM5/SEG3

19

P2.6/XOM6/SEG4

20

P2.7/COM7/SEG5

21

P3.0/MISO/SEG6

22

P3.1/MOSI/SEG7

23

P3.2/SCK/SEG8

24

ADC5/P0.5

48

ADC6/P0.6

47

ADC7/P0.7

46

ADC9/P1.7

45

ADC8/P1.6

44

VLC3/P1.5

43

VLC2/P1.4

42

VLC1/P1.3

41

VLC0/P1.2

40

CB/P1.1

39

CA/P1.0

38

SEG21/RXD0/P4.7

37

SEG20/TXD0/P4.6

36

SEG19/RXD1/P4.5

35

SEG18/TXD1/P4.4

34

SEG17/TAOUT/TACAP/P4.3

33

SEG16/TACLK/P4.2

32

SEG15/TBOUT/P4.1

31

SEG14/T0OUT/P4.0

30

SEG13/INT7/T1OUT/T1CAP/P3.7

29

SEG12/INT6/T1CLK/SCL/P3.6

28

SEG11/INT5/T2CLK/SDA/P3.5

27

SEG10/INT4/T2OUT/T2CAP/P3.4

26

SEG9/NSS/P3.3

25

R43

3.3K

U5

CEM1206S

+

1

-

2

Q3

MMSS8050

3

1

2

SW4

B3U-1000P

1

2

R9

470

C4

0.1uF

R24

33.2

R12

100K

R10

100K

D1

LL4148

2

1

C2

18pF

J6

HDR/PIN 2x5

1

2

3

4

5

6

7

8

9

10

R25

33.2

SW3

B3U-1000P

1

2

R44

3.3K

J9

HDR/PIN 2x12

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

D2

GREEN

2

1

J18

1
2

C17

0.02uF

J10

HDR/PIN 2x12

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

R11

100K

C3

18pF

SW5

B3U-1000P

1

2

J21

1
2

SH2

shunt

D3

RED

2

1

Y1

12MHZ

R3

1 ohm

LCD1

VIM-404

NC0

1

NC1

2

NC2

3

1B/1C/1P

4

2B/2C/2P

5

3B/3C/3P

6

4B/4C

7

COM3

8

NC3

9

NC4

10

COM1

11

4D/4G/4A

12

4E/4F

13

3D/3G/3A

14

3E/3F

15

2D/2G/2A

16

2E/2F

17

1D/1G/1A

18

1E/1F

19

COM2

20

J8

1

SW2

B3U-1000P

1

2

Y2

32.768KHZ

D4

YELL

2

1

R6

100K

SH1

shunt

J7

1