Table 5–2 – Altera Stratix III User Manual
Page 20
5–2
Chapter 5: Power Measurement
Power Design Example
Stratix III Development Kit User Guide
© August 2008
Altera Corporation
The LEDs in
indicate the power-state values of the design example as
User_PB1 advances frequency.
The LEDs in
indicate the power-state values of the design example (and
number of output pins, when enabled by User_PB3) as User_PB2 advances resource
utilization.
The resource state (
) controls the number of I/O pins used. Each resource
increment adds eight additional I/O pins (
). Similarly, the overall design
frequency (
) sets the toggle frequency of these I/O pins.
Table 5–2. Power State Indicators for Frequency
LED1 (C23)
LED0 (F21)
Frequency (MHz)
0
0
0
0
1
33
1
0
67
1
1
100
Table 5–3. Power State Indicators for Resources
LED6
(F19)
LED5
(C19)
LED4
(D19)
LED3
(A23)
LED2
(B23)
Resources
(%)
Number of
Outputs
0
0
0
0
0
5
8
0
0
0
0
1
10
16
0
0
0
1
0
15
24
0
0
0
1
1
20
32
0
0
1
0
0
25
40
0
0
1
0
1
30
48
0
0
1
1
0
35
56
0
0
1
1
1
40
64
0
1
0
0
0
45
72
0
1
0
0
1
50
80
0
1
0
1
0
55
88
0
1
0
1
1
60
96
0
1
1
0
0
65
104
0
1
1
0
1
70
112
0
1
1
1
0
75
120
0
1
1
1
1
80
128
1
0
0
0
0
85
136
1
0
0
0
1
90
144
1
0
0
1
0
95
152
1
0
0
1
1
100
160
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)