Figure 9 – Altera First-In-First-Out Partitioner User Manual
Page 17
Altera Corporation
15
Getting Started
FIFO Partitioner Megafunction User Guide
Figure 9. Writing 16-bit words and reading 8-bit words
FIFOs with a narrow write port and a wide read port
illustrates write and read operations to a FIFO with a 8-bit-wide
write-side bus, and a 16-bit-wide read-side bus. In this example the read
port is operating at half the frequency of the write port. Four 8-bit words
are written to the FIFO. Notice that the wr_level_3 flag is incremented
to 4, and the rd_level_3 flag is incremented to 2. Two 16-bit word read
operations empty the FIFO. Notice that the first 8-bits written to the FIFO
are the least-significant 8 bits in the 16-bit read operation. Also note that
rd_empty_n
does not deassert, indicating that data is available, until
enough words have been written on the narrow write port, to fill an entire
word on the wide read-side port.
clk_port_a_2
wr_en_a_2
wr_data_a_2
wr_level_2
wr_empty_2
wr_full_2
clk_port_b_2
read_b_2
rd_data_b_2
rd_level_2
rd_full_2
rd_empty_2
1
0
00
0
2
4
3
2
1
0
00
02
01
FF
2
1
FF01
0002
0003
0004
0005
0007
0006
0008
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)