Changing the tck frequency, Changing the tck frequency –7, Changing – Altera USB-Blaster II User Manual
Page 17

Chapter 2: USB-Blaster II Download Cable Specifications
2–7
Changing the TCK Frequency
October 2014
Altera Corporation
USB-Blaster II Download Cable
User Guide
Changing the TCK Frequency
The USB-Blaster II download cable has a default TCK frequency of 24 MHz. Where
signal integrity and timing prevents operating at 24 MHz, change the TCK frequency of
the USB-Blaster II:
1. Open the command line interface with the Quartus II bin directory in your path
(for example, C:\altera\14.0\quartus\bin64).
2. Type the following command to change the TCK frequency:
jtagconfig --setparam
Where:
■
is the USB-Blaster II cable to be modified.
■
is the desired TCK frequency. Use one the following supported
rates:
■
24 MHz
■
16 MHz
■
6 MHz
■
24/n MHz (between 10 kHz and 6 MHz, where n represents an integer
value number)
■
is the unit prefix for the frequency (e.g., M for MHz).
Example for setting TCK maximum frequency to 6 MHz:
jtagconfig --setparam 1 JtagClock 6M
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)