Usb-blaster ii plug connection, Usb-blaster ii plug connection –2 – Altera USB-Blaster II User Manual
Page 12
2–2
Chapter 2: USB-Blaster II Download Cable Specifications
USB-Blaster II Plug Connection
USB-Blaster II Download Cable
October 2014
Altera Corporation
User Guide
USB-Blaster II Plug Connection
The 10-pin female plug connects to a 10-pin male header on the circuit board
containing the target device.
Figure 2–2. USB-Blaster II Dimension - Inches and Millimeters
Figure 2–3. USB-Blaster II 10-Pin Female Plug Dimensions - Inches & Millimeters
0.81 (20.6) Typ.
1.63 (41.4) Typ.
2.5 (63.5) Typ.
1.33 (33.8) Typ.
0.70 (17.8) Typ.
Cable Length: 8.77 (222.8) Typ.
0.37 (9.4)Typ.
0.24 (6.1)Typ.
0.04 (1.0)Typ.
.10 (2.5)Sq.
0.70 (17.8)Typ.
0.15 (3.8)Typ.
.025
(.63)Sq.
10
9
8
7
6
5
4
3
2
1
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)