beautypg.com

Solvline Eddy Series Ver 2.1a User Manual

Page 19

background image

Chapter 3. Hardware Description

J1 Pin Description

Pin No

Name

Description

1

MCDB1

Multimedia Card Slot B Data

2

MCCK

Multimedia Card Clock

3

MCDB3

(SPI0_NPCS0)

Multimedia Card Slot B Data

SPI Peripheral Chip Select 0

4

MCDB2

Multimedia Card Slot B Data

5

MCCDB
(SPI0_MOSI)

Multimedia Card Slot B Command

SPI Master Out Slave In

6

SPI0_SPCK

SPI Serial Clock

7

HDMA

USB Host Port A Data -

8

SPI0_MISO

SPI Master In Slave Out

9

HDPA

USB Host Port A Data +

10

DDM

USB Device Port Data -

11

USBCNX

Used when implementing USB Device Port

12

DDP

USB Device Port Data +

13

RDY#

Output signal for CPU operation status

14

nRESET

Microcontroller Reset input

ICE and JTAG

15

NTRST

Test Reset Signal

16

RTCK

Return Test Clock

17

TDO

Test Data Out

18

TMS

Test Mode Select

19

TDI

Test Data In

20 TCK

Test

Clock

Power Supplies

21

3.3V

3.0V to 3.6V power input

22 GND

Ground

23

3.3V

3.0V to 3.6V power input

24 GND

Ground

Universal Synchronous Asynchronous Receiver Transmitter USART1

25

CTS1

USART1 Clear To Send

26

RTS1

USART1 Request To Send

27

TXD1

USART1 Transmit Data

28

RXD1

USART1 Receive Data

29 NC

No

Connection

30 NC

No

Connection

Ethernet 10/100

31 LED_Speed

LAN connection speed

Speed Pin

State LED

Definition

10Base-T H OFF

100Base-TX

L ON

3-4