Digilent 410-256P-KIT - Manual (Page 3)

FMC Carrier-S6 Reference Manual
www.digilentinc.com page 3 of 7
Copyright Digilent, Inc. All rights reserved. Other product and company names mentioned may be trademarks of their respective owners.
Adept and iMPACT USB Port
The Adept port is compatible with Xilinx's iMPACT programming software if the Digilent Plug-In for
Xilinx Tools is installed on the host PC (download it free from the Digilent website
’s software section).
The plug-in automatically translates iMPACT-generated JTAG commands into formats compatible
with the Digilent USB port, providing a seamless programming experience without leaving the Xilinx
tool environment. Once the plug-in is installed, the "third party" programming option can be selected
from the iMPACT tools menu, and iMPACT will work as if a Xilinx programming cable were being
used. All Xilinx tools (iMPACT, ChipScope, EDK, etc.) can work with the plug-in, and they can be
used in conjunction with Adept tools.
Adept
’s high-speed USB2 system can be used to program the FPGA and ROM and exchange
register-based and file-based data with the FPGA. The Adept application, an SDK, and reference
materials are freely downloadable from the Digilent website.
Power Supplies
The FMC Carrier - S6 board requires an external 12V, 5A or greater power source with a coax center-
positive 2.1mm internal-diameter plug (a suitable supply is provided as a part of the FMC Carrier - S6
kit). Voltage regulator circuits from Analog Devices create the required 3.3V, 1.8V, 1.23V and VADJ
supplies from the main 12V supply. The table below provides additional information, typical currents
depend strongly on FGPA configuration, and the values provided are typical of medium-size/speed
designs).
A power-good LED (LD3), driven by the wired-OR of all the power-good outputs on the supplies,
indicates that all supplies are operating within 10% of nominal.
The VADJ rail has to be enabled by logic implemented in the FPGA. To do this, set the SET_VADJ0
and SET_VADJ1 pins to indicate the desired voltage and drive VADJ_EN high. It is important to note
that FPGA banks 0 and 1 are unpowered whenever VADJ_EN is low. The table below outlines the
different voltages that may be selected:
FMC Carrier - S6 VADJ Levels
SET_VADJ1 SET_VADJ0 VADJ Voltage
0 0 1.2V
0 1 1.8V
1 0 2.5V
1 1 3.3V
FMC Carrier - S6 Power Supplies
Supply Circuits Device Amps (max)
12V FMC VCC12V0 IC15: ADP1850 5A
3.3V FPGA I/O, USB ports, clocks, ROM IC15: ADP1850 4A
1.8V FPGA aux, GPIO IC15: ADP1850 1A
1.23V FPGA core IC23: LTC3546 3A
VADJ 1V2, 1V8, 2V5, 3V3 IC23: LTC3413 4.2A