Cypress CY7C1420AV18 - Manual (Page 2)

CY7C1416AV18, CY7C1427AV18
CY7C1418AV18, CY7C1420AV18
Document Number: 38-05616 Rev. *F Page 2 of 31
Logic Block Diagram (CY7C1416AV18)
Logic Block Diagram (CY7C1427AV18)
Write
Reg Write
Reg
CLK
A
(20:0)
Gen.
K
K
Control
Logic
Address
Register
Read Add
. Decode
Read Data Reg.
R/W
Output
Logic
Reg.
Reg.
Reg.
8
16
8
NWS
[1:0]
V
REF
W
rite Add. Decode
8
21
C
C
8
LD
Control
R/W
DOFF
2M x 8 Arra
y
2M
x
8
A
rr
a
y
8
DQ
[7:0]
8
CQ
CQ
Write
Reg Write
Reg
CLK
A
(20:0)
Gen.
K
K
Control
Logic
Address
Register
Read
A
d
d. Decode
Read Data Reg.
R/W
Output
Logic
Reg.
Reg.
Reg.
9
18
9
BWS
[0]
V
REF
W
rite Add. Decode
9
21
C
C
9
LD
Control
R/W
DOFF
2M x 9 Arr
a
y
2M x 9 A
rray
9
DQ
[8:0]
9
CQ
CQ
[+] Feedback