beautypg.com

Electrical characteristics (continued) – Rainbow Electronics MAX16064 User Manual

Page 4

background image

MAX16064

±0.3% Accurate, Quad, Power-Supply Controller with
Active-Voltage Output Control and PMBus Interface

4

_______________________________________________________________________________________

ELECTRICAL CHARACTERISTICS (continued)

(V

AVDD

= V

DVDD

= 3.0V to 3.6V, V

EN

= 2V, V

RS_+

- V

RS_-

= 2V, V

RS_-

= 0V, T

A

= T

J

= -40°C to +85°C, unless otherwise specified.

Typical values are at V

AVDD

= V

DVDD

= 3.3V, T

A

= +25°C.) (Note 2)

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

ADDRESS PINS (A1/SCLE, A2/SDAE, A3/CONTROL)

Input Logic-Low Voltage

0.3

V

Input Logic-Low Hysteresis

50

mV

Input Logic-High Voltage

V

AVDD

- 0.4

V

Input Logic-High Hysteresis

50

mV

Input Leakage Current

-12

+12

µA

SMBus INTERFACE (SCL, SDA) (Note 3)

SCL, SDA Input Low Voltage

V

IL

Input voltage falling

0.8

V

SCL, SDA Input High Voltage

V

IH

Input voltage rising

2.1

V

SCL, SDA Input Leakage Current
(Per Pin)

Device powered or unpowered, V

AVDD

= 0V

to 3.6V, V

SCL

= V

SDA

= 0 or V

AVDD

-1

+1

µA

Input Capacitance

C

IN

10

pF

SCL, SDA Output Low Voltage

V

OL

I

SINK

= 3mA

0.4

V

SMBUS TIMING

Serial-Clock Frequency

f

SCL

10

100

kHz

Bus Free Time Between STOP
and START Condition

t

BUF

4.7

µs

START Condition Setup Time

t

SU:STA

4.7

µs

START Condition Hold Time

t

HD:STA

4.0

µs

STOP Condition Setup Time

t

SU:STO

4.0

µs

Clock Low Period

t

LOW

4.7

µs

Clock High Period

t

HIGH

4.0

µs

Data Setup Time

t

SU:DAT

250

ns

Output Fall Time

t

OF

C

BUS

= 10pF to 400pF

300

ns

Data Hold Time

t

HD:DAT

From 50% SCL falling to SDA change

300

ns

Pulse Width of Spike Suppressed

t

SP

30

ns

SMBus Timeout

t

TIMEOUT

SMBCLK time low for reset

25

55

ms

OTHER TIMING PARAMETERS

PMBus Command Response
Time

t

PMB_RSP

300

µs

Fault Response Time

t

FAULT_RSP

5

ms

Recovery Time After Device
Reset

t

RST_WAIT

15

µs

Note 2: 100% production tested at T

A

= +25°C. Limits over temperature are guaranteed by design.

Note 3: The MAX16064 supports SCL clock stretching.