Xilinx SP605 - Manual (Page 2)

SP605 Hardware User Guide www.xilinx.com UG526 (v1.8) September 24, 2012
© Copyright 2009–2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included
herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.
DISCLAIMER
The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum
extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL
WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF
MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether
in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising
under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or
consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action
brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same.
Xilinx assumes no obligation to correct any errors contained in the Materials, or to advise you of any corrections or update. You may not
reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and
conditions of the Limited Warranties which can be viewed at
http://www.xilinx.com/warranty.htm ; IP cores may be subject to warranty and
support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any
application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications:
http://www.xilinx.com/warranty.htm#critapps .
Revision History
The following table shows the revision history for this document.
Date Version Revision
10/07/09 1.0 Initial Xilinx release.
11/09/09 1.1 • Updated Figure 1-17 and Figure 1-23 .
• Changed speed grade from -2 to -3.
• Miscellaneous typographical edits.
02/01/10 1.1.1 Minor typographical edits to Table 1-24 and Table 1-25 .
05/18/10 1.2 Updated Figure 1-2 . Added Note 6 to Table 1-11 . Updated board connections for
SFP_TX_DISABLE in Table 1-12 . Added note about FMC LPC J63 connector in 18. VITA
57.1 FMC LPC Connector . Updated U1 FPGA Pin column for FMC_LA00_CC_P/N in
Table 1-28 . Updated description of PMBus Pod and TI Fusion Digital Power Software
GUI in Onboard Power Regulation . Updated Appendix C, VITA 57.1 FMC LPC
Connector Pinout , and Appendix D, SP605 Master UCF .
06/16/10 1.3 Updated 2. 128 MB DDR3 Component Memory . Added note 1 to Table 1-30 .
09/24/10 1.4 Updated description of Fusion Digital Power Software in Onboard Power Regulation .
02/16/11 1.5 Revised oscillator manufacturer information from Epson to SiTime in Table 1-1 . Revised
oscillator manufacturer information from Epson to SiTime on page page 26 . Deleted note
on page 44 referring to J55: “Note: This header is not installed on the SP605 as built.”
Revised values for R50 and R216 in
Figure 1-12 . Revised oscillator manufacturer
information from Epson to SiTime on page page 61 .
07/18/11 1.6 Corrected “jitter” to “stability” in section Oscillator (Differential), page 26 . Revised the
feature and notes descriptions for reference numbers 6 and 12 in Table 1-1, page 12 .
Revised FPGA pin numbers for ZIO and RZQ in Table 1-4, page 17 . Added Table 1-29,
page 55 , Table 1-31, page 58 , and table notes in Table 1-30 .
06/19/12 1.7 Removed reference to FPGA speed grade in 2. 128 MB DDR3 Component Memory,
page 16 . Added IIC External Access Header, page 39 . Updated SFP Module connector
reference designator in 8. Multi-Gigabit Transceivers (GTP MGTs), page 28 .