Sundance high speed bus, Sundance low voltage bus, Sundance rocket io serial link – Sundance SMT398VP User Manual
Page 16

4.1.4.8.
Sundance High speed Bus
2 x 60 pins connectors provide 120 io connections between the FPGA and the
outside word.
They allow interfacing to other Sundance modules providing that you implement an
SHB interface in the FPGA. (See 2.1.2. )
The SHB interface is available in Sundance SMT6500 support package.
They allow interfacing to the outside world by implementing your own interface in
the FPGA.
The FPGA io banks hosting the SHB signals are powered using Vcco = 3.3v.
4.1.4.9.
Sundance Low voltage Bus
1 x 60 LVDS pairs io connections between the FPGA and the outside world.
They allow interfacing to Sundance mezzanine modules providing that you
implement an SLB interface in the FPGA. (See 2.1.2. ). Sundance provides the
interfaces to the mezzanines supported on this module.
For the mezzanines supported, please contact Sundance technical support, as more
mezzanines are supported over time.
They allow interfacing to the outside world by implementing your own LVDS
interface in the FPGA.
The FPGA io banks hosting the SLB signals are powered using Vcco = 2.5v.
4.1.4.10. Sundance Rocket io Serial Link
4 x 4 MGTs (part of the VII PRO FPGA silicon) io connections between the FPGA
and the outside world.
They allow interfacing to Sundance TIM modules or to a Host PC providing that you
implement a RSL Interface inside the FPGA
Each MGT has separate transmit and receive functions (full-duplex) and can be
operated at baud rates from 600 Mbits/s to 3.125 Gbits/s.
To accommodate for these various frequencies a clock synthesizer is available on the
module. (See 4.1.4.13. )
Additionally, every RocketIO MGT block is fully independent and contains a
complete set of common SerDes (serializer/deserializer) functions.
This allows Virtex-II Pro devices to support many existing and emerging serial I/O
standards at data rates up to 10 Gbits/s (when cumulating 4 channels)(see Xilinx for
supported standards).
Document No.
S M T 3 9 8 V P - D 0 0 0 0 5 8 H - g u i d e . d o c
Revision
2 . 4 . 2
Date
0 8 / 0 2 / 0 7
Page 16 of 34