Specifying your flash programmer settings, Specifying your flash programmer settings –2, Figure 2–1 – Altera Nios II User Manual
Page 10
2–2
Chapter 2: Using the Flash Programmer GUI
Starting the Flash Programmer GUI
Nios II Flash Programmer User Guide
© March 2014
Altera Corporation
Specifying your Flash Programmer Settings
Before writing data to flash memory, you must determine the flash programmer
settings.
To create a new set of flash programmer settings, complete the following steps:
1. On the File menu, click New. The New Flash Programmer Settings File dialog
box appears.
2. Select Get flash programmer system details from BSP Settings File or Get flash
programmer system details from SOPC Information File
.
3. Browse to locate your BSP Settings File (.bsp) or SOPC Information File
(.sopcinfo).
4. For a multiprocessor system, select the processor. If you specify a .bsp file, the
processor is already specified.
5. Click OK. The New Flash Programmer Settings File dialog box closes and the
Nios II Flash Programmer GUI populates with your processor selection, if
relevant, and the information from the .bsp or .sopcinfo file.
Figure 2–1. Flash Programmer Dialog Box
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)