Altera Early SSN Estimator User Manual
Page 8

1–4
Chapter 1: Early SSN Estimator
Setting up the Early SSN Estimator
Early SSN Estimator User Guide for Altera Programmable Devices
© November 2009
Altera Corporation
shows the ESE calculations for Bank1a when five I/Os are switching
simultaneously using LVTTL18 8-mA drive strength with a fast slew rate interface.
The example goes through the calculation to arrive at the V
IL
/V
IH
margin that is being
reported by the ESE tool.
1
Although each Altera device family has its own Early SSN tool, the methodology
behind these tools is the same. The following examples use the Stratix III Early SSN
tool.
for the victim driven low, the various parameters are as follows:
K = 5
QLN (5) = 0.084 V
QL = 0
VIL max (DC) = 0.630 V
VIL margin (5) = {1 – [(0.084 – 0)/(0.63 – 0)]} * 100 = 86.7%
Similarly, for the victim driven high, the various parameters are as follows:
K = 5
QHN (5) = 1.723 V
QH = 1.8 V
VIH min (DC) = 1.17 V
VIH margin (5) = {1 – [(1.8 – 1.723)/ (1.8 – 1.17)]} * 100 = 87.8%
Figure 1–3. V
IL
/V
IH
Margin Calculation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)