Equation 1–1, Equation 1–2 – Altera Early SSN Estimator User Manual
Page 7

Chapter 1: Early SSN Estimator
1–3
Setting up the Early SSN Estimator
© November 2009
Altera Corporation
Early SSN Estimator User Guide for Altera Programmable Devices
Equation 1–1. Victim Net Driven Low
V
IL margin
(K)
=
V
IL margin (K)
= Signal Margin Low when K aggressors are switching simultaneously
K = Number of I/Os switching simultaneously
QLN
(K)
= Quiet Low Noise when K aggressors are switching simultaneously
QL = Quiet Low Voltage (No aggressors switching)
V
IL Max (DC)
= Receiver Maximum DC Input Low Voltage
Equation 1–2. Victim Net Driven High
V
IH margin
(K)
=
V
IH margin (K)
= Signal Margin High when K aggressors are switching simultaneously
K = Number of I/Os switching simultaneously
QHN
(K)
= Quiet High Noise when K aggressors are switching simultaneously
QH = Quiet High Voltage (No aggressors switching)
V
IH Min (DC)
= Receiver Minimum DC Input High Voltage
{1
QLN
K
( )
QL
–
(
)
VIL
M ax DC
(
)
QL
–
(
)
--------------------------------------------------
} *100 where
–
{1
Q H
Q HN
–
K
( )
(
)
Q H
VIH
–
Min DC
(
)
(
)
-------------------------------------------------- } *100 where
–
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)