Circuit board header connection – Altera ByteBlasterMV User Manual
Page 22

2–4
Altera Corporation
Functional Description
identifies the 10-pin female plug’s pin names for the corresponding
download mode.
1
The circuit board must supply V
CC
and ground to the ByteBlasterMV
cable.
Circuit Board Header Connection
The ByteBlasterMV 10-pin female plug connects to a 10-pin male header on the
circuit board. The 10-pin male header has two rows of five pins, which are
connected to the device’s programming or configuration pins. The
ByteBlasterMV cable receives power and downloads data via the male header.
shows the dimensions of a typical 10-pin male header.
Table 2–3. ByteBlasterMV Female Plug’s Pin Names & Download
Modes
Pin
PS Mode
JTAG Mode
Signal
Description
Signal
Description
1
DCLK
Clock signal
TCK
Clock signal
2
GND
Signal ground
GND
Signal ground
3
CONF_
DONE
Configuration
Done
TDO
Data from
device
4
VCC
Power supply
VCC
Power supply
5
nCONFIG
Configuration
control
TMS
JTAG state
machine
control
6
–
No connect
–
No connect
7
nSTATUS
Configuration
status
–
No connect
8
–
No connect
–
No connect
9
DATA0
Data to device
TDI
Data to device
10
GND
Signal ground
GND
Signal ground
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)