Byteblastermv header & plug connections – Altera ByteBlasterMV User Manual
Page 21

Altera Corporation
2–3
ByteBlasterMV Download Cable Data Sheet
ByteBlasterMV Header & Plug Connections
The 25-pin male header connects to a parallel port with a standard parallel cable.
identifies the pins and the download modes.
The 10-pin female plug connects to a 10-pin male header on the circuit board
containing the target device(s).
shows the dimensions of the female
plug.
Figure 2–1. ByteBlasterMV 10-Pin Female Plug Dimensions
Table 2–2. ByteBlasterMV 25-Pin Header Pin-Outs
Pin
PS Mode Signal
JTAG Mode Signal
2
DCLK
TCK
3
nCONFIG
TMS
4
—
—
5
—
—
8
DATA0
TDI
11
CONF_DONE
TDO
13
nSTATUS
–
15
nVCC Detect
nVCC detect
18 to 25
GND
GND
0.250 Typ.
0.700 Typ.
0.425 Typ.
0.100 Sq.
1
2
3
4
6
7
8
9
0.025 Sq.
Color Strip
10
5
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)