Altera RAM Initializer User Manual
Page 34

3–2
Confidential—Internal Use Only
Altera Corporation
RAM Initializer (ALTMEM_INIT) Megafunction User Guide
May 2008
Ports and Parameters
Figure 3–1. Input and Output Ports of the ALTMEM_INIT Megafunction
shows the input ports,
shows the output ports, and
shows the parameters for the ALTMEM_INIT megafunction.
Table 3–1. ALTMEM_INIT Megafunction Input Ports
Port Name
Required
Description
Comments
clock
Yes
Write clock for RAM. Read clock for
ROM.
—
clken
No
Clock enable port.
Values are 0 (disabled) and 1
(enabled). If omitted, the default
value is 1.
datain[]
No
Data input from external ROM.
Input port [(width–1)..0] wide. This
port is applicable in the
external-ROM mode only.
init
Yes
When asserted, this signal directs
the megafunction to begin initializing
from ROM.
—
rom_data_ready
No
Input port for external-ROM mode.
When the
PORT_ROM_DATA_READY
parameter value is set to
PORT_USED
, the
rom_data_ready
port is used in
the external-ROM mode. Assert this
signal for each word of data when the
ALTMEM_INIT megafunction is
ready to read the data.
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)