beautypg.com

1 mmc firmware update using iol session, 2 mmc firmware update from at8404 carrier, 2 bootloader – Kontron AM4204 User Manual

Page 62: 1 power on self test, Power on self test, Table 5-9 power on self tests

background image

47

AM4204

www.kontron.com

5.1.9.1

MMC Firmware Update using IOL Session

To setup an IOL session, please refer to chapter 3.4.3.2.

The update will be done using ipmitool or kex-

flashimage as described in chapter 5.1.8.1 and chapter 5.1.9.

5.1.9.2

MMC Firmware Update from AT8404 Carrier

Prerequisites: a working TFTP server, DHCP server and network connectivity to the DHCP and TFTP server. The
board must be located in an AT8404 carrier with firmware GA 2.04 or higher. It is not required, that Linux is
running on the board.

A HPM.1 compliant MMC firmware image file must be available on the TFTP server. Given the board is plugged
into slot AMC B4 of the carrier, the MMC firmware can be downloaded using the following command:

(Ethernet Fabric) #

download ipmifw tftp://10.0.111.1/tftpboot/am42xx-fw-mmc-GA-2.05 amcb4

5.2

Bootloader

On the AM4204 Advanced Mezzanine Card (AMC), the bootloader ‘u-boot‘ (universal bootloader) is used. The
bootloader initializes the main components of the board like CPU, DDR2 RAM, serial lines etc. for operation
and performs a power on self test (POST). After these steps have been finished, Linux kernel and application
are started from flash.

5.2.1

Power On Self Test

Upon power on or system reset, the bootloader performs the following power on self tests (POST):

Table 5-9:Power On Self Tests

In the case that a POST fails, a POST error code is written into the postcode register of the onboard CPLD. The
postcode register is also accessible by the MMC which can report error codes to a separate management
instance.

The following table shows the POST code values written into the CPLDs postcode register in case of a POST
error.

Test

Description

Cavium BIST

Several CPU checks as defined in lib_mips/lib_octeon.c file

DDR RAM (fast)

Simple memory write/read test. Testing a 1MB memory chunk every 16 MB.

DDR RAM (full)

Simple memory write/read test allover the full memory area.