Cypress CY7C1387DV25 - Manual (Page 23)

CY7C1386DV25, CY7C1386FV25
CY7C1387DV25, CY7C1387FV25
Document Number: 38-05548 Rev. *E Page 23 of 30
Read/Write Cycle Timing [26, 28, 29]
Switching Waveforms (continued)
tCYC
tCL
CLK
ADSP
tADH tADS
ADDRESS
tCH
OE
ADSC
CE
tAH tAS
A2
tCEH tCES
Data Out (Q)
High-Z
ADV
Single WRITE
D(A3)
A4 A5 A6
D(A5) D(A6) Data In (D)
BURST READ Back-to-Back READs
High-Z
Q(A2) Q(A1) Q(A4)
tWEH tWES
Q(A4+3)
tOEHZ
tDH tDS
tOELZ
tCLZ
tCO
Back-to-Back
WRITEs
A1
BWE, BW X
A3
DON’T CARE UNDEFINED
Notes
28. The data bus (Q) remains in high-Z following a write cycle, unless a new read access is initiated by ADSP or ADSC.
29. GW is HIGH.
[+] Feedback