Cypress CY14B104LA User Manual
Features, Functional description, Logic block diagram
PRELIMINARY
CY14B104LA, CY14B104NA
4 Mbit (512K x 8/256K x 16) nvSRAM
Cypress Semiconductor Corporation
•
198 Champion Court
•
San Jose
,
CA 95134-1709
•
408-943-2600
Document #: 001-49918 Rev. *A
Revised March 11, 2009
Features
■
20 ns, 25 ns, and 45 ns access times
■
Internally organized as 512K x 8 (CY14B104LA) or 256K x 16
(CY14B104NA)
■
Hands off automatic STORE on power down with only a small
capacitor
■
STORE to QuantumTrap
®
nonvolatile elements initiated by
software, device pin, or AutoStore
®
on power down
■
RECALL to SRAM initiated by software or power up
■
Infinite Read, Write, and Recall cycles
■
200,000 STORE cycles to QuantumTrap
■
20 year data retention
■
Single 3V +20
%, -10% operation
■
Commercial and industrial temperatures
■
48-ball FBGA and 44/54-pin TSOP-II packages
■
Pb-free and RoHS compliance
Functional Description
The Cypress CY14B104LA/CY14B104NA is a fast static RAM,
with a nonvolatile element in each memory cell. The memory is
organized as 512K bytes of 8 bits each or 256K words of 16 bits
each. The embedded nonvolatile elements incorporate
QuantumTrap technology, producing the world’s most reliable
nonvolatile memory. The SRAM provides infinite read and write
cycles, while independent nonvolatile data resides in the highly
reliable QuantumTrap cell. Data transfers from the SRAM to the
nonvolatile elements (the STORE operation) takes place
automatically at power down. On power up, data is restored to
the SRAM (the RECALL operation) from the nonvolatile memory.
Both the STORE and RECALL operations are also available
under software control.
67$7,&5$0
$55$<
;
5
2
:
'
(
&
2
'
(
5
&2/801,2
&2/801'(&
,
1
3
8
7
%
8
)
)
(
5
6
32:(5
&21752/
6725(5(&$//
&21752/
4XDWUXP7UDS
;
6725(
5(&$//
9
&&
9
&$3
+6%
$
$
$
$
$
$
$
$
62)7:$5(
'(7(&7
$
$
2(
&(
:(
%+(
%/(
$
$
$
$
$
$
$
$
$
$
$
'4
'4
'4
'4
'4
'4
'4
'4
'4
'4
'4
'4
'4
'4
'4
'4
Logic Block Diagram
Notes
1. Address A
0
- A
18
for x8 configuration and Address A
0
- A
17
for x16 configuration.
2. Data DQ
0
- DQ
7
for x8 configuration and Data DQ
0
- DQ
15
for x16 configuration.
3. BHE and BLE are applicable for x16 configuration only.
Document Outline
- Features
- Functional Description
- Logic Block Diagram[1, 2, 3]
- Pinouts (continued)
- Device Operation
- SRAM Read
- SRAM Write
- AutoStore Operation
- Hardware STORE Operation
- Hardware RECALL (Power Up)
- Software STORE
- Software RECALL
- Preventing AutoStore
- Data Protection
- Noise Considerations
- Best Practices
- Maximum Ratings
- Operating Range
- DC Electrical Characteristics
- Data Retention and Endurance
- Capacitance
- Thermal Resistance
- AC Test Conditions
- AC Switching Characteristics
- Switching Waveforms
- AutoStore/Power Up RECALL
- Switching Waveforms
- Software Controlled STORE/RECALL Cycle
- Switching Waveforms
- Hardware STORE Cycle
- Switching Waveforms
- Truth Table For SRAM Operations
- Ordering Information
- Part Numbering Nomenclature
- Package Diagrams
- Document History Page
- Sales, Solutions, and Legal Information