Cirrus Logic CDB61884 User Manual
Preliminary product information, Features, Description
Preliminary Product Information
This document contains information for a new product.
Cirrus Logic reserves the right to modify this product without notice.
1
Copyright
Cirrus Logic, Inc. 2002
(All Rights Reserved)
P.O. Box 17847, Austin, Texas 78760
(512) 445 7222 FAX: (512) 445 7581
http://www.cirrus.com
CDB61884
Octal T1/E1/J1 Line Interface Evaluation Board
Features
Socketed CS61884 Octal Line Interface
Unit
Binding post connectors for power and line
interface connections
Components supplied for all operational
modes E1 75
Ω
, E1 120
Ω
and T1/J1 100
Ω
Socketed termination circuitry for easy
testing
Connector for IEEE 1149.1 JTAG Boundary
Scan
LED Indicators for Loss of Signal (LOS) and
power
Supports Hardware, Serial, and Parallel
Host Modes
Easy-to-use evaluation software
On-board socketed reference clock
oscillator
Description
The CS61884 evaluation board is used to demostrate
the functions of a CS61884 Octal Line Interface Unit in
either E1 75
Ω
, E1 120
Ω
, or T1/J1 100
Ω
applications.
The evaluation board can be operated in either Hard-
ware Mode or Host Mode. In Hardware Mode, switches
and bed stake headers are used to control the line con-
figuration and channel operations for all eight channels.
In Host Mode (Serial or Parallel), the evaluation soft-
ware, switches, and bed stake headers are used to
control the line configuration and operating mode set-
tings for each channel.
In both Hardware and Host modes, the board may be
configured for E1 75
Ω
, E1 120
Ω,
or T1/J1 100
Ω
oper-
ating modes. In both modes binding post connectors
provide easy connections between the line interface
connections of the CS61884 and any E1/T1 analyzing
equipment, which may be used to evaluate the CS61884
device. Bed stake headers allow easy access to each
channel’s clock and data I/O digital interface.
Eight LED indictors display the Loss of Signal (LOS)
conditions for each channel during Hardware and Host
modes. An LED indictor is used on the Interrupt pin to
indicate a change of state.
ORDERING INFORMATION
CS61884-IQ
-40° to 85° C
144-pin LQFP
CDB61884
Evaluation Board
MAR ‘02
DS485DB1
Document Outline
- Features
- Description
- 1. CDB61884 EVALUATION BOARD LAYOUT
- 2. Board component descriptions
- 2.1 Power Connections
- 2.2 Master Clock Selection
- 2.3 Operating Mode Selection
- 2.4 Line Interface Connections
- 2.5 TXOE Selection
- 2.6 Clock Edge Selection
- 2.7 Jitter Attenuator Selection
- 2.8 Loopback Mode Selection
- 2.9 Line Length Selection
- 2.10 Line Impedance Selection
- 2.11 Coder/Motorola/Intel Selection
- 2.12 G.772 Monitoring Address Selection
- 2.13 Mux/Non-Mux/BITS Clock Selection
- 2.14 Digital Signal Connections
- 2.15 LOS Indicators
- 2.16 JTAG Connection
- 2.17 Host Interface Connection
- 3. HOst setup description
- 4. Host software Interface
- 5. CS61884 configuration Screens
- 6. Board Configurations
- 7. Evaluation Hints