Cirrus Logic CS48AU2B - Manual (Page 4)

CS48AU2B Data Sheet
Dedicated 32-bit Audio DSP for Audyssey Laboratories Technology
4 Copyright 2009 Cirrus Logic DS876F3
CONFIDENTIAL
CONFIDENTI
A
L
DRA
FT
D
ELPHI
List of Figures
Figure 1. RESET Timing ......................................................................................................................................... 12
Figure 2. XTI Timing ............................................................................................................................................... 12
Figure 3. Serial Control Port - SPI Slave Mode Timing........................................................................................... 14
Figure 4. Serial Control Port - SPI Master Mode Timing......................................................................................... 15
Figure 5. Serial Control Port - I
2
C Slave Mode Timing ........................................................................................... 16
Figure 6. Serial Control Port - I
2
C Master Mode Timing ......................................................................................... 17
Figure 7. Digital Audio Input (DAI) Port Timing Diagram ........................................................................................ 17
Figure 8. Direct Stream Digital - Serial Audio Input Timing..................................................................................... 18
Figure 9. Digital Audio Output Port Timing, Master Mode....................................................................................... 19
Figure 10. Digital Audio Output Timing, Slave Mode (Relationship LRCLK to SCLK) ............................................ 19
Figure 11. CS48AU2B, 48-Pin LQFP Pinout .......................................................................................................... 22
Figure 12. 48-Pin LQFP Package Drawing ............................................................................................................. 23
List of Tables
Table 1. CS48AU2B Related Documentation ........................................................................................................5
Table 2. Device and Firmware Selection Guide.....................................................................................................7
Table 3. Ordering Information ..............................................................................................................................20
Table 4. Environmental, Manufacturing, & Handling Information.........................................................................21