beautypg.com

Table 14. pwm minimum pulse width settings, 31 pwmout delay register (address 33h), 1 differential signal delay (diff_dly[2:0]) – Cirrus Logic CS44800 User Manual

Page 70: Table 15. differential signal delay settings, 2 channel delay settings (chnl_dly[4:0])

Table 14. pwm minimum pulse width settings, 31 pwmout delay register (address 33h), 1 differential signal delay (diff_dly[2:0]) | Table 15. differential signal delay settings, 2 channel delay settings (chnl_dly[4:0]) | Cirrus Logic CS44800 User Manual | Page 70 / 80 Table 14. pwm minimum pulse width settings, 31 pwmout delay register (address 33h), 1 differential signal delay (diff_dly[2:0]) | Table 15. differential signal delay settings, 2 channel delay settings (chnl_dly[4:0]) | Cirrus Logic CS44800 User Manual | Page 70 / 80
See also other documents in the category Cirrus Logic Hardware: