5 freeze (bit 2), 6 master clock divide (bit 1), Cs4391a – Cirrus Logic CS4391A User Manual

Page 21

Text mode
Original mode

CS4391A

DS600PP3

4.5.5

Freeze (Bit 2)

Function:

This function allows modifications to the registers without the changes being taking effect until Freeze
is disabled. To make multiple changes in the Control port registers take effect simultaneously, set the
Freeze Bit, make all register changes, then Disable the Freeze bit.

4.5.6

Master Clock Divide (Bit 1)

Function:

This function allows the user to select an internal divide by 2 of the Master Clock. This selection is
required to access the higher Master Clock rates as shown in Table 9.