Atec Rohde-Schwarz-SMIQ Series User Manual
Page 18
![background image](/manuals/319542/18/background.png)
18
Vector Signal Generator R&S SMIQ – Specifications
AICH
Symbol rate
Channelization code
Slot structure
Acquisition Indication Channel
15 ksps, fixed
0 to 255
acquisition indicators, empty symbols
PDSCH
Symbol rate
Channelization code
Slot structure
Physical Downlink Shared Channel
15, 30, 60, 120, 240, 480, 960 ksps
depending on symbol rate, 0 to max. 255
data
DL-DPCCH
Symbol rate
Channelization code
Slot structure
Dedicated Physical Control Channel
7.5 ksps, fixed
0 to 511
TPC, pilot
DPCH
Symbol rate
Channelization code
Slot structure
Dedicated Physical Channel
7.5, 15, 30, 60, 120, 240, 480, 960 ksps
depending on symbol rate, 0 to max. 511
data 1, TPC, TFCI, data 2, pilot
Physical channels in uplink
PRACH
Symbol rate
Frame structure
Preamble part power
Data part power
Control part power
Preamble repetition
Signature
Access slot
Message part length
TFCI
User data
Physical Random Access Channel
15, 30, 60, 120 ksps
preamble(s), message part consisting of data and control section
–60 dB to 0 dB
–60 dB to 0 dB
–60 dB to 0 dB
1 to 10
0 to 15
0 to 14
1 or 2 frames
0 to 1023
PRBS: PN9, PN11, PN15, PN16
all 0, all 1 and bit pattern (max. 24 bit long)
PCPCH
Symbol rate
Frame structure
Preamble part power
Data part power
Control part power
Preamble power step
Preamble repetition
Signature
Access slot
Message part length
Power control preamble length
FBI state
FBI pattern
User data
Physical Common Packet Channel
15, 30, 60, 120, 240, 480, 960 ksps
access preamble(s), collision detection preamble, power control
preamble, message part consisting of data and control section
–60 dB to 0 dB
–60 dB to 0 dB
–60 dB to 0 dB
0 dB to 10 dB
1 to 10
0 to 15
0 to 14
1 to 10 frames
0 or 8 slots
OFF/1 bit/2 bit
all 0, all 1 and bit pattern (max. 24 bit long)
PRBS: PN9, PN11, PN15, PN16
all 0, all 1 and bit pattern (max. 24 bit long)
DPCCH
Symbol rate
Channelization code
DL–UL timing offset
Slot format
FBI state
FBI pattern
TFCI state
TFCI
Use TPC for dynamic output
Power control
Output power control step
Dedicated Physical Control Channel
15 ksps, fixed
0, fixed
1024 chips, fixed
0 to 5
OFF/1 bit/2 bit
all 0, all 1 and bit pattern (max. 24 bit long)
OFF/ON
0 to 1023
OFF/ON
if this function is active, the TPC pattern is used to vary the transmit
power of the MS code channels versus time
–10 dB to +10 dB