Toshiba TECRA S1 User Manual
Page 22

1 Hardware Overview
1.2 System Unit Block Diagram
1-8
TECRA S1 Maintenance Manual
BIOS ROM (flash E2PROM)
• 4Mb x 1 chip (512KB flash parts)
− 64 KB used for system BIOS
− 64 KB used for VGA
− 20 KB used for PnP
− 4 KB for password security
− 36 KB used for bootstrap
− 84 KB used for ACPI P code
− 36 KB used for LOGO
− 48 KB used for LAN
− 64 KB used for EC BIOS
− 92 KB reserved
− 3.3 volt operation
− Access time of 90 ns
− 8-bit data transfer
System controllers
• North Bridge: Intel 855 PM (ODEM) (MCH-M)
− CPU interface and control
− DRAM control
− PCI master/slave interface (PCI R2.2 compliant)
− AGP master/slave interface (AGP1.0 compliant, AGP V2.0 compliant
x 4 modes)
• South Bridge: Intel ICH4-M
− Enhanced DMA controller
− Interrupt controller
− Counter/timer
− PCI IDE controller
− Support for ATA-66 (GB) and ATA-100 (30/40/60 GB)
− USB interface
− SMBus interface
− Super I/O interface
− Power management control
− Suspend/resume control
− ACPI support
PC Card controller
• CB720
− CardBus/PC Card controller
− SD Card controller