Channelized stm1 iq pic – Juniper Networks Juniper M-series M10i User Manual
Page 28

Channelized STM1 IQ PIC
■
JUNOS 6.1 and later
Software release
■
One STM1 port
■
Power requirement: 0.39 A @ 48 V (18.6 W)
■
Intelligent queuing (IQ) PICs support fine-grained queuing per logical interface
■
Channelization: STM1c, fractional E1, framed and unframed DS0
Description
■
Packet buffering, Layer 2 parsing
■
Local and remote loopback testing
Hardware features
■
Quality of service (QoS) per channel: weighted round-robin (WRR), random early detection
(RED), weighted random early detection (WRED)
■
SNMP: SONET/SDH MIB, T1/E1 MIB
■
Dynamic, arbitrary channel configuration
■
Full bit error rate test (BERT) patterns at E1 and DS0 levels
■
Encapsulations:
■
High-Level Data Link Control (HDLC)
■
Frame Relay
■
Circuit cross-connect (CCC)
■
Translational cross-connect (TCC)
■
Point-to-Point Protocol (PPP)
Software features
■
Duplex SC/PC connector (Rx and Tx); single-mode intermediate-reach fiber
Cables and connectors
One tricolor per port:
■
Off—Not enabled
■
Green—Online with no alarms or failures
■
Amber—Online with alarms for remote failures
■
Red—Active with a local alarm; router has detected a failure
LEDs
28
■
Channelized STM1 IQ PIC
M10i Internet Router PIC Guide