FUJITSU MCJ3230SS - Manual (Page 108)

Host Interface
4-34 C156-E224-01EN
•
The Verify mode setting in the mode parameter (Verify Control Page) can be
set to omit verify processing. Omitting verify processing shortens processing
time by about 25%.
4.3.15 WRITE (10) command
Table 4.54 WRITE (10) command
Bit
Byte
7 6 5 4 3 2 1 0
0 Operation Code (2Ah)
1 LUN Reserved
2-5 Logical Block Address
6 Reserved
7-8 Transfer Length
9 Reserved
The WRITE (10) command receives the specified number of blocks of data and
begins writes it beginning at the specified logical block address. Logical Block
Address specifies the logical block address at which the command should start
writing data. Transfer Length specifies the number of blocks of data to be
transferred and written. If Transfer Length is 0, the command transfers no data. It
simply ends normally without writing any data.
4.3.16 WRITE AND VERIFY
Table 4.55 WRITE AND VERIFY command
Bit
Byte
7 6 5 4 3 2 1 0
0 Operation Code (2Eh)
1 LUN Reserved ByteChk Reserved
2-5 Logical Block Address
6 Reserved
7-8 Transfer Length
9 Reserved
The WRITE AND VERIFY command receives the specified number of blocks of
data and writes it beginning at the specified logical block address. Logical Block
Address specifies the logical block address at which the command should start
writing data. Transfer Length specifies the number of blocks of data to be
transferred and written.
The ByteChk bit controls data compare processing. However, since the ODD does
not support ByteChk, it must be set to 0. If 1 is specified, the command ends with
Check Condition. If Transfer Length is 0, the command transfers no data. It
simply ends normally without writing any data.