Altera PCI Express Development Kit, Stratix II GX Edition Getting Started User Manual
Page 26
A–4
Getting Started User Guide
Altera Corporation
PCI Express Development Kit, Stratix II GX Edition
March 2008
Parallel Flash Loader Tutorial
3.
Click in the box next to Configuration device and select
CFI_512MB
as the flash size
4.
Click in the box next to Mode and select Fast Passive Parallel.
5.
In the File Name box, specify a file name for the resulting CFI flash
POF. This example uses C:/altera72/kits/SIIGX_PCIe/Examples
/MyFirstFPGA/MyFirstFPGA_3fe.pof.
6.
Click Options and in the box next to Start address (
0x03FE0000 to set the option bit address. This address must match
the option bit address location specified in the PFL MegaWizard
®
interface.
7.
Click OK to close the dialog box.
Figure A–2. Options Dialog Box
8.
Under Input files to convert, select the SOF Data cell and click Add
File
, then browse to the directory containing MyFirstFPGA_top.sof,
highlight the file, and click Open. This adds the SRAM Object File to
the Convert Programming Files dialog box (
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)