Cypress CY7C1316JV18 - Manual (Page 3)

CY7C1316JV18, CY7C1916JV18
CY7C1318JV18, CY7C1320JV18
Document Number: 001-15271 Rev. *B Page 3 of 26
Logic Block Diagram (CY7C1318JV18)
Logic Block Diagram (CY7C1320JV18)
Write
Reg Write
Reg
CLK
A
(19:0)
Gen.
K
K
Control
Logic
Address
Register
Read Add
. Decode
Read Data Reg.
R/W
DQ
[17:0]
Output
Logic
Reg.
Reg.
Reg.
18
18
36
18
BWS
[1:0]
V
REF
W
rite Add. Decode
18
20
C
C
18
LD
Control
Burst
Logic
A0
A
(19:1)
CQ
CQ
R/W
DOFF
5
12K x 18 A
rray
512K x 1
8
Array
19
18
Write
Reg Write
Reg
CLK
A
(18:0)
Gen.
K
K
Control
Logic
Address
Register
Read
A
d
d. Decode
Read Data Reg.
R/W
DQ
[35:0]
Output
Logic
Reg.
Reg.
Reg.
36
36
72
36
BWS
[3:0]
V
REF
W
rite Add. Decode
36
19
C
C
36
LD
Control
Burst
Logic
A0
A
(18:1)
CQ
CQ
R/W
DOFF
256K x 36
Array
256K x
36 Array
18
36
[+] Feedback [+] Feedback