Cypress Perform CY7C1393CV18 - Manual (Page 3)

CY7C1392CV18, CY7C1992CV18
CY7C1393CV18, CY7C1394CV18
Document #: 001-07162 Rev. *C Page 3 of 30
Logic Block Diagram (CY7C1393CV18)
Logic Block Diagram (CY7C1394CV18)
512
K x 18 Array
CLK
A
(18:0)
Gen.
K
K
Control
Logic
Address
Register
D
[17:0]
Read
Add. Decode
Read Data Reg.
LD
Q
[17:0]
Reg.
Reg.
Reg.
18
36
18
BWS
[1:0]
V
REF
W
rite Add. D
e
cod
e
Write
Data Reg
18
18
19
18
R/W
LD
R/W
CQ
CQ
DOFF
512
K x 18 Array
Write
Data Reg
Control
Logic
C
C
18
256K x 18 Arra
y
CLK
A
(17:0)
Gen.
K
K
Control
Logic
Address
Register
D
[35:0]
Re
ad Add. Decode
Read Data Reg.
LD
Q
[35:0]
Reg.
Reg.
Reg.
36
72
36
BWS
[3:0]
V
REF
W
rite Add.
Deco
de
Write
Data Reg
36
36
18
36
R/W
LD
R/W
CQ
CQ
DOFF
256K x 18 Arra
y
Write
Data Reg
Control
Logic
C
C
36
[+] Feedback