Pinouts, Pin qfn – Cypress CapSense CY8C20396 User Manual
Page 8
CY8C20x36/46/66, CY8C20396
Document Number: 001-12696 Rev. *D
Page 8 of 34
Pinouts
The CY8C20x36/46/66, CY8C20396 PSoC device is available in a variety of packages which are listed and illustrated in the following
tables. Every port pin (labeled with a “P”) is capable of Digital IO and connection to the common analog bus. However, Vss, Vdd, and
XRES are not capable of Digital IO.
16-Pin QFN
Table 2. Pin Definitions - CY8C20236, CY8C20246 PSoC Device
[2]
Pin
No.
Type
Name
Description
Figure 2. CY8C20236, CY8C20246 PSoC Device
Digital
Analog
1
IO
I
P2[5] Crystal output (XOut)
2
IO
I
P2[3] Crystal input (XIn)
3
IOHR
I
P1[7] I2C SCL, SPI SS
4
IOHR
I
P1[5] I2C SDA, SPI MISO
5
IOHR
I
P1[3] SPI CLK
6
IOHR
I
P1[1] ISSP CLK
, I2C SCL, SPI
MOSI
7
Power
Vss
Ground connection
8
IOHR
I
P1[0] ISSP DATA
, I2C SDA, SPI
CLK
9
IOHR
I
P1[2]
10
IOHR
I
P1[4] Optional external clock
(EXTCLK)
11
Input
XRES Active high external reset with
internal pull down
12
IOH
I
P0[4]
13
Power
Vdd
Supply voltage
14
IOH
I
P0[7]
15
IOH
I
P0[3] Integrating input
16
IOH
I
P0[1] Integrating input
LEGEND A = Analog, I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output.
QFN
(Top View)
AI, XOut, P2[5]
AI, I2C SCL, SPI SS, P1[7]
AI, I2C SDA, SPI MISO, P1[5]
AI
, SP
I
CL
K
, P1
[3
]
1
2
3
4
11
10
9
16
15
14
13
P0
[3
],
AI
P
0
[7]
, AI
Vd
d
P0[4], AI
AI, CLK
1
, SP
I M
O
S
I, P
1
[1
]
AI,
DA
TA
1
, I2
C
SDA, SPI
CLK, P1
[0]
P1[2], AI
AI, XIn, P2[3]
P1[4], EXTCLK, AI
XRES
P0
[1]
, A
I
Vss
12
5
6
7
8
Notes
1. These are the ISSP pins, which are not High Z at POR (Power On Reset).
2. During power up or reset event, device P1[1] and P1[0] may disturb the I2C bus. Use alternate pins if you encounter any issues.