beautypg.com

Figure 21. conceptual layout for the cs4299, Cs4299 – Cirrus Logic CS4299 User Manual

Page 41

background image

CS4299

41

Analog

Ground

Pin 1

0.1 µF

1000 pF
NPO

1 µF

0.1 µF
Y5V

0.1 µF
Y5V

Y5V

0.1 µF
Y5V

AVdd2

AVss2

AFLT2

REFFLT

AVss1

AVdd1

DVdd2

AFLT1

Digital

Ground

DVss2

DVss1

DVdd1

Vrefout
to via

Via to +5VA

Via to +5VA

Via to Analog
Ground

Via to Analog
Ground

Via to Digital Ground

Via to +5VD or +3.3VD

Via to +5VD or +3.3VD

Figure 21. Conceptual Layout for the CS4299

DS319PP6

41

CS4299

See also other documents in the category Cirrus Logic Hardware: