Asus CUV266-DLS - Manual (Page 60)

ASUS CUV266-DLS User’s Manual 60
4. BIOS SETUP
4. BIOS SETUP
Chip configuration
4.4.1 Chip Configuration
SDRAM Configuration [By SPD]
This sets the optimal timings for items 2–5, depending on the memory
modules that you are using. The default setting is [By SPD], which configures
items 2–5 by reading the contents in the SPD (Serial Presence Detect) device.
The EEPROM on the memory module stores critical parameter information
about the module, such as memory type, size, speed, voltage interface, and
module banks. Configuration options: [User Defined] [7ns (143MHz)] [8ns
(125MHz)] [By SPD]
SDRAM CAS Latency [3T]
This controls the latency between the SDRAM read command and the
time that the data actually becomes available. NOTE: This field appears
only when you set the SDRAM Configuration to [User Defined].
SDRAM RAS Precharge Time [3T]
This controls the idle clocks after issuing a precharge command to the
SDRAM. NOTE: This field appears only when you set the SDRAM
Configuration to [User Defined].
SDRAM RAS to CAS Delay [3T]
This controls the latency between the SDRAM active command and the
read/write command. NOTE: This field appears only when you set the
SDRAM Configuration to [User Defined].
SDRAM Active to Precharge Time [6T]
To make changes to this field, set the SDRAM Configuration field to
[User Defined].