beautypg.com

IEI Integration ROCKY-3786 v4.0 User Manual

Page 27

background image

0-27

ROCKY-3786EV CPU Card

27

o

PCI PME# support

o

SMI# generation

o

All registers readable/restorable for proper resume from 0V suspend

states

o

Support for APM-based legacy power management for non-ACPI

implementations

External Glue Integration

o

Integrated Pull-up, Pull-down and Series Termination resistors on IDE

and processor interface

Enhanced Hub I/F buffers improve routing flexibility (Not available with all

Memory Controller Hubs)

Firmware Hub (FWH) I/F supports BIOS memory size up to 8 MBs

Low Pin count (LPC) I/F

o

Allows connection of legacy ISA and X-Bus devices such as Super I/O

o

Supports two Master/DMA devices.

Enhanced DMA Controller

o

Two cascaded 8237 DMA controllers

o

PCI DMA: Supports PC/PCI Includes two PC/PCI REQ#/GNT# pairs

o

Supports LPC DMA

o

Supports DMA Collection Buffer to provide Type-F DMA performance for

all DMA channels

Real-Time Clock

o

256-byte battery-backed CMOS RAM

o

Hardware implementation to indicate century rollover

System TCO Reduction Circuits

o

Timers to generate SMI# and Reset upon detection of system hang

o

Timers to detect improper processor reset

o

Integrated processor frequency strap logic

SM Bus

o

Host interface allows processor to communicate via SM Bus

o

Slave interface allows an external Microcontroller to access system

resources

o

Compatible with most 2-Wire components that are also I2C compatible

Supports ISA bus via external PCI-ISA Bridge

360-pin EBGA package