Smctac65n16, Solidtron, N-mos vcs, bare die – Silicon Power SMCT AC 65N14_N-MOS VCS, Bare Die User Manual
Page 4
![background image](/manuals/349425/4/background.png)
Typical Performance Curves
(Continued)
Solidtron
TM
N-MOS VCS, Bare Die
Data Sheet (Rev 0 - 10/28/10)
SMCTAC65N16
275 Great Valley Parkway
Malvern, PA 19355
Ph: 610-407-4700
Solidtron
TM
N-MOS VCS, Bare Die
Data Sheet (Rev 0 - 10/28/10)
SMCTAC65N16
275 Great Valley Parkway
Malvern, PA 19355
Ph: 610-407-4700
Solidtron
TM
N-MOS VCS, Bare Die
Data Sheet (Rev 0 - 10/28/10)
SMCTAC65N16
275 Great Valley Parkway
Malvern, PA 19355
Ph: 610-407-4700
Figure 8.
Pulses to Failure (Pulse Widths < 100uSec)
Solidtron
TM
N-MOS VCS, Bare Die
Data Sheet (Rev 0 - 10/28/10)
SMCTAC65N16
275 Great Valley Parkway
Malvern, PA 19355
Ph: 610-407-4700
Solidtron
TM
N-MOS VCS, Bare Die
Data Sheet (Rev 0 - 10/28/10)
SMCTAC65N16
275 Great Valley Parkway
Malvern, PA 19355
Ph: 610-407-4700
‐ L
series(Total)
is caculated
using 1/(f2π)
2
C
Where f=frequency of
I
A
(see figure 10)
‐ R
Sense
is a calibrated
Current Viewing Resistor
(CVR)
Figure 9.
0.2uF Pulsed Discharge Circuit Schematic
T
D(ON)
0 Ref.
10%
The waveform shown is
Solidtron
TM
N-MOS VCS, Bare Die
Data Sheet (Rev 0 - 10/28/10)
SMCTAC65N16
275 Great Valley Parkway
Malvern, PA 19355
Ph: 610-407-4700
‐ L
series(Total)
is caculated
using 1/(f2π)
2
C
Where f=frequency of
I
A
(see figure 10)
‐ R
Sense
is a calibrated
Current Viewing Resistor
(CVR)
V
GK
V
AK
I
A
I
P
T
D(ON)
0 Ref.
0 Ref.
90%
10%
dI/dt
- 10% to 50% of I
A
The waveform shown is
representative of one produced using a
very low inductance circuit (<10nH).
V
GK
is held positive until I
A
oscillations have ended ( I
A
=0).
Solidtron
TM
N-MOS VCS, Bare Die
Data Sheet (Rev 0 - 10/28/10)
SMCTAC65N16
275 Great Valley Parkway
Malvern, PA 19355
Ph: 610-407-4700
‐ L
series(Total)
is caculated
using 1/(f2π)
2
C
Where f=frequency of
I
A
(see figure 10)
‐ R
Sense
is a calibrated
Current Viewing Resistor
(CVR)
Figure 10.
0.2uF Pulsed Discharge Circuit Waveforms
V
GK
V
AK
I
A
I
P
T
D(ON)
0 Ref.
0 Ref.
90%
10%
dI/dt
- 10% to 50% of I
A
The waveform shown is
representative of one produced using a
very low inductance circuit (<10nH).
V
GK
is held positive until I
A
oscillations have ended ( I
A
=0).
Solidtron
TM
N-MOS VCS, Bare Die
Data Sheet (Rev 0 - 10/28/10)
SMCTAC65N16
275 Great Valley Parkway
Malvern, PA 19355
Ph: 610-407-4700
‐ L
series(Total)
is caculated
using 1/(f2π)
2
C
Where f=frequency of
I
A
(see figure 10)
‐ R
Sense
is a calibrated
Current Viewing Resistor
(CVR)