Rainbow Electronics AT90S1200 - Manual (Page 16)

16
AT90S1200
0838H–AVR–03/02
• Bit 6 – INT0: External Interrupt Request 0 Enable
When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one),
the external pin interrupt is enabled. The Interrupt Sense Control0 bit 1/0 (ISC01 and
ISC00) in the MCU general Control Register (MCUCR) defines whether the external
interrupt is activated on rising or falling edge of the INT0 pin or low level sensed. INT0
can be activated even if the pin is configured as an output. See also page 17.
• Bits 5..0 – Res: Reserved Bits
These bits are reserved bits in the AT90S1200 and always read as zero.
Timer/Counter Interrupt Mask
Register
– TIMSK
• Bits 7..2 – Res: Reserved Bits
These bits are reserved bits in the AT90S1200 and always read as zero.
• Bit 1 – TOIE0: Timer/Counter0 Overflow Interrupt Enable
When the TOIE0 bit is set (one) and the I-bit in the Status Register is set (one), the
Timer/Counter0 Overflow interrupt is enabled. The corresponding interrupt (at vector
$002) is executed if an overflow in Timer/Counter0 occurs, i.e., when the TOV0 bit is set
in the Timer/Counter Interrupt Flag Register (TIFR).
• Bit 0 – Res: Reserved Bit
This bit is a reserved bit in the AT90S1200 and always reads as zero.
Timer/Counter Interrupt FLAG
Register
– TIFR
• Bits 7..2 – Res: Reserved Bits
These bits are reserved bits in the AT90S1200 and always read as zero.
• Bit 1 – TOV0: Timer/Counter0 Overflow Flag
The bit TOV0 is set (one) when an overflow occurs in Timer/Counter0. TOV0 is cleared
by hardware when executing the corresponding interrupt handling vector. Alternatively,
TOV0 is cleared by writing a logic one to the flag. When the SREG I-bit, and TOIE0
(Ti m e r/ Co u nt e r0 O ver flo w I nt e rru p t E n ab l e ), a n d TOV 0 ar e s e t ( on e ), t h e
Timer/Counter0 Overflow interrupt is executed.
• Bit 0 – Res: Reserved Bit
This bit is a reserved bit in the AT90S1200 and always reads as zero.
Bit 7 6 5 4 3 2 1 0
$39 - - - - - - TOIE0 - TIMSK
Read/Write R R R R R R R/W R
Initial Value 0 0 0 0 0 0 0 0
Bit 7 6 5 4 3 2 1 0
$38 - - - - - - TOV0 - TIFR
Read/Write R R R R R R R/W R
Initial Value 0 0 0 0 0 0 0 0