beautypg.com

Preface, Read this first – Texas Instruments TMS320C6452 DSP User Manual

Page 6

background image

Preface

SPRUF85 – October 2007

Read This First

About This Manual

This document describes the operation of the DDR2 Memory Controller in the TMS320C6452.

Notational Conventions

This document uses the following conventions.

Hexadecimal numbers are shown with the suffix h. For example, the following number is 40
hexadecimal (decimal 64): 40h.

Registers in this document are shown in figures and described in tables.

Each register figure shows a rectangle divided into fields that represent the fields of the register.
Each field is labeled with its bit name, its beginning and ending bit numbers above, and its
read/write properties below. A legend explains the notation used for the properties.

Reserved bits in a register figure designate a bit that is used for future device expansion.

Note:

Acronyms 3PSW, CPSW, CPSW_3G, and 3pGSw are interchangeable and all refer to the 3
port gigabit switch.

Related Documents From Texas Instruments

The following documents describe the TMS320C6452 Digital Signal Processor (DSP). Copies of these
documents are available on the Internet at

www.ti.com

. Tip: Enter the literature number in the search box

provided at

www.ti.com

.

Data Manual—

SPRS371

TMS320C6452 Digital Signal Processor Data Manual describes the signals, specifications

and electrical characteristics of the device.

CPU—

SPRU732

TMS320C64x/C64x+ DSP CPU and Instruction Set Reference Guide describes the CPU

architecture, pipeline, instruction set, and interrupts for the TMS320C64x and TMS320C64x+ digital
signal processors (DSPs) of the TMS320C6000 DSP family. The C64x/C64x+ DSP generation
comprises fixed-point devices in the C6000 DSP platform. The C64x+ DSP is an enhancement of
the C64x DSP with added functionality and an expanded instruction set.

Reference Guides—

SPRUF85

TMS320C6452 DSP DDR2 Memory Controller User's Guide describes the DDR2 memory

controller in the TMS320C6452 Digital Signal Processor (DSP). The DDR2/mDDR memory
controller is used to interface with JESD79D-2A standard compliant DDR2 SDRAM devices and
standard Mobile DDR SDRAM devices.

SPRUF86

TMS320C6452 Peripheral Component Interconnect (PCI) User's Guide describes the

peripheral component interconnect (PCI) port in the TMS320C6452 Digital Signal Processor (DSP).
The PCI port supports connection of the C642x DSP to a PCI host via the integrated PCI
master/slave bus interface. The PCI port interfaces to the DSP via the enhanced DMA (EDMA)
controller. This architecture allows for both PCI master and slave transactions, while keeping the
EDMA channel resources available for other applications.

6

Preface

SPRUF85 – October 2007

Submit Documentation Feedback