beautypg.com

1 module id and revision register (midr), 2 ddr2 memory controller status register (dmcstat), Midr) – Texas Instruments TMS320C6452 DSP User Manual

Page 37: Dmcstat), Descriptions, Section 4.1, Section 4.2

1 module id and revision register (midr), 2 ddr2 memory controller status register (dmcstat), Midr) | Dmcstat), Descriptions, Section 4.1, Section 4.2 | Texas Instruments TMS320C6452 DSP User Manual | Page 37 / 46 1 module id and revision register (midr), 2 ddr2 memory controller status register (dmcstat), Midr) | Dmcstat), Descriptions, Section 4.1, Section 4.2 | Texas Instruments TMS320C6452 DSP User Manual | Page 37 / 46