3 system description – Sundance SMT791 User Manual
Page 9
4.1.3 System Description
The SMT791 refers to the combination of the SMT700 and the SMT391 modules.
Analogue data enters the module via two MMBX connectors – one for each channel.
These two analogue data streams are pre-conditioned before they enter the Atmel
dual channel ADC converter. In conjunction to the two analogue inputs the user can
also provide an external clock and trigger. These two inputs must be LVPECL type
signals.
A single ended version can be built upon request.
All digital functions on the module are controlled by the Xilinx FPGA.
The digital output of the ADC converter is fed into the FPGA. This data is then
stored in FIFOs but can be stored in onboard DDR2 SDRAM for non real-time
processing and then it’s transferred onto the host memory via the PCIe bus.
The FPGA is configured at power-up from the onboard flash. The configuration
process is controlled by a CPLD.
Once the FPGA is configured, the PCIe is used for setting up the SMT391 clock
synthesiser frequency via the FPGA.
The FPGA contains default hard coded values to setup the rest of the mezzanine
components.
User Manual SMT791
Page 9 of 9
Last Edited: 12/10/2010 09:52:00