Altera USB Blaster User Manual

Page 2

Text mode
Original mode

Contents

Introduction to USB-Blaster Download Cable...................................................1-1

USB-Blaster Revision...................................................................................................................................1-1

Supported Devices and Host Systems.......................................................................................................1-1

Specifications for USB-Blaster Download Cable................................................2-1

Block Diagram and Dimension..................................................................................................................2-1

Cable-to-Board Connection....................................................................................................................... 2-2

Pin Description.............................................................................................................................................2-2

Operating Conditions..................................................................................................................................2-3

Power Requirements....................................................................................................................................2-5

RoHS Compliance........................................................................................................................................2-6

Using the USB-Blaster Download Cable.............................................................3-1

Installing the USB-Blaster Driver on Windows.......................................................................................3-1

Installing the USB-Blaster Driver on Linux............................................................................................. 3-1

Installing on Red Hat Enterprise 4 or Earlier Versions..............................................................3-2

Installing on Red Hat Enterprise 5................................................................................................ 3-2

Setting up the USB-Blaster Hardware in the Quartus II Software........................................................3-2

Connecting the USB-Blaster Download Cable to the Board................................................................. 3-3

Revision History for USB-Blaster Download Cable User Guide....................... 4-1

TOC-2

Altera Corporation

Pages: 1 2 3 4 5 6 … 16

wrong Brand
wrong Model
non readable

See also other documents in the category Altera Measuring instruments:

MAX 10 JTAG (15 pages)
MAX 10 Power (21 pages)
Unique Chip ID (12 pages)
Remote Update IP Core (43 pages)
Device-Specific Power Delivery Network (28 pages)
Device-Specific Power Delivery Network (32 pages)
Hybrid Memory Cube Controller (69 pages)
ALTDQ_DQS IP (117 pages)
MAX 10 Embedded Memory (71 pages)
MAX 10 Embedded Multipliers (37 pages)
MAX 10 Clocking and PLL (86 pages)
MAX 10 FPGA (26 pages)
MAX 10 FPGA (56 pages)
USB-Blaster II (22 pages)
GPIO (22 pages)
LVDS SERDES (27 pages)
User Flash Memory (33 pages)
ALTDQ_DQS2 (100 pages)
Avalon Tri-State Conduit Components (18 pages)
Cyclone V Avalon-MM (166 pages)
Cyclone III FPGA Starter Kit (36 pages)
Cyclone V Avalon-ST (248 pages)
Stratix V Avalon-ST (286 pages)
Stratix V Avalon-ST (293 pages)
DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
Arria 10 Avalon-ST (275 pages)
Avalon Verification IP Suite (224 pages)
Avalon Verification IP Suite (178 pages)
FFT MegaCore Function (50 pages)
DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
Floating-Point (157 pages)
Integer Arithmetic IP (157 pages)
Embedded Peripherals IP (336 pages)
JESD204B IP (158 pages)
Low Latency Ethernet 10G MAC (109 pages)
LVDS SERDES Transmitter / Receiver (72 pages)
Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
IP Compiler for PCI Express (372 pages)
Parallel Flash Loader IP (57 pages)
Nios II C2H Compiler (138 pages)
RAM-Based Shift Register (26 pages)
RAM Initializer (36 pages)
Phase-Locked Loop Reconfiguration IP Core (51 pages)
DCFIFO (28 pages)