Configuring the board – Altera DSP Development Kit, Cyclone II Edition Getting Started User Manual
Page 27

Altera Corporation
Getting Started User Guide
2–17
August 2006
DSP Development Kit, Cyclone II Edition
Getting Started
Configuring the Board
To configure the Cyclone II DSP development board, follow these steps:
1.
Connect the SLP-50 filter (low pass filter) to one end of the SMA
cable.
2.
Use the cable-filter assembly to connect DAC CHANNEL A (J31)
with ADC CHANNEL A (J32).
3.
Add the correct jumpers for the clocks (see
and
).
a.
For the DAC CHANNEL A Clock Select (J35), place a jumper
on pins 1 and 2.
b.
For the ADC CHANNEL A Clock Select (J37), place a jumper
on pins 1 and 2.
4.
For the ADC Output Data Format Select (J30) place a jumper on pins
5 and 6. This sets the data output format to two’s complement.
f
For more information about the data output format from the ADC, refer
to the Analog-to-Digital Converter (U26) section in the Cyclone II DSP
Development Board Reference Manual.
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)